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Abstract—As microsystems continue to move toward higher
speed and microminiaturization, the demand for interconnection
density both on the IC and the package levels increases tremen-
dously. The 2002 ITRS roadmap update identifies the need for
sub-100- m area array pitch and data rates of 10 Gb/s in the
package or board by the year 2010, requiring much finer lines
and vias than the current microvias of 50 m diameter and lines
and spaces of 25 m. After a brief description of the future need
for high-density substrates, the historical evolution of microvia
technologies worldwide is summarized. With the move toward
highly integrated and higher performance system-on-a-package
(SOP) technology, the demand for microvia wiring density in the
package is increasing dramatically requiring new innovations in
fine line, ultralow-loss, and ultrathin-film dielectrics. The low-cost
needs of this technology are driving research in high throughput
and large area processes in dielectric and conductor deposition.
The third section of this paper describes in detail some of the
key emerging global microvia research and development in the
fabrication of microminiaturized, multifunction SOP packages
including rapid curing of low-loss dielectric thin films on organic
substrates, environmentally friendly high-speed electroless copper
plating, ultrafine lines, and spaces down to 5 m and low-cost
stacked via structures without chemical-mechanical polishing.
This paper concludes with a perspective on future directions
in dielectrics and conductor materials and processes leading to
ultrahigh-density and low-cost microvia technologies for build-up
SOP implementation.
Index Terms—Conductors, embedded passives, fine lines, global
interconnect, high speed, low-loss dielectrics, microvia, PWB,
stacked vias, system-in-a-package (SIP), system-on-a-package
(SOP), thin film.
I. INTRODUCTION
THERE is a trend in electronic systems toward miniatur-ization and higher functionality, driving the demand for
greater interconnect density at the IC, package, and board levels.
Area array solutions such as flip-chip and wafer level packaging
will become increasingly critical for chip to next level intercon-
nections. Table I summarizes the needs for 5 m line and space
microvia technology identified by the IC roadmaps (2002 ITRS)
and electronics product roadmaps (2000 NEMI).
The 2003 ITRS Roadmap calls for organic substrates
with less than 100- m area array pitch flip and data rates
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of 10-15Gb/s in the package or board by the year 2010 [1].
The NEMI 2000 roadmap defines the need for 4–8 layers of
5–10- m wiring for future system boards [2]. There is a critical
need, therefore, for substrate technology with cm/cm
wiring density to interconnect I/O density of /cm .
Signal integrity for 10-15Gb/s data rates requires ultralow loss
dielectric materials with loss tangent . Power integrity
to support W power with mV noise translates
to embedded decoupling in the package with F capaci-
tance. Signal delay in global interconnects on ICs will dominate
gate delay and thus impact system performance. With the avail-
ability of high-density substrates with 3–5 m linewidths,
system-on-a-package (SOP) provides a unique opportunity for
global wiring to be off-loaded to the package for enhanced
performance. In contrast, the current leading-edge microvia
substrates in the industry provide only 500–1000 cm/cm
wiring density using epoxy-based materials with high loss and
high moisture uptake. Further, low-loss laminate dielectric
materials can only be used in 2–5 mil-thick films and, thus,
pose wiring density limits. There is a further need to lower
the cost, thus driving large area processing solutions such
as the proposed SOP to meet ultrahigh-density wiring and
ultrahigh-speed signals in a single package with integrated
passive and active digital, RF, and optical components.
Some of the latest advances in microvia technology for next-
generation SOP packaging are reviewed and discussed in this
paper, along with a brief review of the historical evolution of
this technology.
II. HISTORICAL EVOLUTION OF MICROVIA TECHNOLOGIES
The historical evolution and future trend in microvia tech-
nology are shown in Fig. 1. Microvia technologies, also called
build-up substrates or boards were pioneered at IBM Japan
since 1987 to support the needs of area array assembly of ICs.
There are two main classes of microvia technologies, thin film
and thick film. The first group is based on thin-film technology
combined with conventional PWB—cores with through hole
plating such as SLC by Japan IBM [3], IBSS/AAP10 by Ibiden
[4], DYCOstrate by Dyconex [5], VIL by Japan Victor [6],
CLLAVIS by CMK [7] and others. These technologies are
further classified by microvia formation processes as follows.
SLC and IBSS/AAP10 are photo-via processes. DYCOstrate
is by plasma via process and VIL and CLLAVIS are laser via
processes. The second group is based on thick film technology
combined with conventional through hole plating. These are
ALIVH by Matsushita [8] and B it™ by Toshiba/DTCT/DNP
[9]. The ALIVH microvias are formed by laser drilling and
1521-3323/04$20.00 © 2004 IEEE
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TABLE I
IC AND SYSTEM BOARD ROADMAPS DOCUMENT THE NEED FOR 5 m MICROVIA TECHNOLOGY
Fig. 1. Historical progress and current status of microvia technology.
subsequent filling with Cu thick-film paste and the B it™ is
formed by piercing prepreg by Ag conductive thick-film paste.
To meet lower cost and shorter-turn around time require-
ments, colamination technologies such as SSP-Multi by Ibiden
[10], PALAP by Denso [11], CPCore by Kyocera [12], and
Core Printing Method of B it™ [9] by DTCT have been
developed since 1999. These technologies are called parallel
build-up technologies because each layer is separately built
and then laminated in one vacuum colamination press process
using advanced manufacturing processes. To further extend
the wiring density of these parallel build-up substrates, ultra-
high-density multilayer wiring using ultrasmall microvias
has been developed using thin-film technologies. Therefore,
second-generation build-up substrates are based on a com-
bination of thin- and thick-film technologies, and are being
developed aggressively by DNP/DTCT, Shinko, and Kyocera
in Japan and AMITEC [13] in Israel.
The SOP technologies are expected to lead packaging de-
velopments starting around 2007. To meet the electrical and
thermal characteristics of these type of packages, ultrahigh-den-
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TABLE II
GENERAL DESIGN RULES OF EACH GENERATION OF MICROVIA TECHNOLOGY
sity interposer substrates are being developed worldwide, in-
cluding not only with embedded passive devices (EPD) such
as capacitors, resistors, and inductors, but also embedded active
devices (EAD) within the ultrahigh-density multilayer thin film
wiring with low dielectric constant and low dissipation factor
materials on high strength core substrates having through mi-
crovia interconnections [14]. One such ultramicrovia Si-inter-
poser substrate structure is shown in Fig. 1, as an example of a
future SOP package. In general, three kinds of EPD materials
are now available: (1) low cure temperature polymer thick-film
paste compatible with organic substrates; (2) high-temperature
fired inorganic thick-film paste compatible with ceramic sub-
strates; and (3) thin-film passive materials using vacuum pro-
cesses. In general, better tolerance of passive elements can be
obtained with thin film technology. However, most current ma-
terials have limitations on values of resistance, capacitance and
inductance as well as power dissipation, breakdown voltage,
high-frequency characteristics, and so on. Therefore, a new gen-
eration of EPD materials based on nano technology is antic-
ipated in the near future. General design rules of the afore-
mentioned microvia technology generations are summarized in
Table II. The ultrafine wiring on future interposer substrates
will need to be 3–10- m lines and spaces and electrical mod-
eling will be essential in determining maximum wiring lengths
to meet high-speed signals with acceptable conductor loss.
III. EMERGING MICROVIA RESEARCH AND DEVELOPMENT
The next generation of microvia substrates for fully integrated
SOP will have not only extremely high-density wiring, but also
interconnections for embedded passive and active components
as well as provide global wiring on the package. Innovative
solutions are needed to address these challenges in electrical
and thermomechanical design, integration of ultralow loss, low-
and high-k dielectrics, conductor geometries with submicron
precision, and low-cost processes for multilayer stacked via
interconnects. The following sections review some of the key
recent developments in next-generation build-up microvia for
SOP substrate at the Packaging Research Center, Georgia Tech.
A. Electrical and Thermomechanical Design
Fig. 2 illustrates the escape routing necessary for 100 m
pitch area array packaging using 50 m bumps and spacing.
Fig. 2. Challenges in routing 100-m pitch package.
Fig. 3. Effect of substrate modulus on warpage.
For area array pitch of 100 m and lower, multilayer wiring
up to 10 signal layers with 10 m lines and spaces is necessary.
The design of 50 impedance microstrip transmission lines for
such fine conductor geometries requires low-loss dielectric thin
films in the thickness range of 10–15 m. Signal speeds in the
multiple-GHz range in the package imposes submicron toler-
ances on conductor geometry and dielectric loss below 0.001.
Global wiring on chip is typically less than 1 m width using
1–2 m dielectric thickness. The resistivity and conductor loss
of such fine lines limits the high-speed performance of global
interconnects on large (1.5–2 cm) ICs. The ability to fabricate
50 copper lines in 3–5 m widths using 5- m-thick dielectric
films will enable the integration of global interconnects in the
SOP package substrate for enhanced performance and reducing
global wiring delay.
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TABLE III
HIGH–PERFORMANCE MICROVIA DIELECTRICS AND KEY PROPERTIES
TABLE IV
EXTENT OF IMIDIZATION ACHIEVED IN POLYIMIDE PI2611 FILMS CURED ON BLANK FR4 SUBSTRATE
BY VFM AND CONVENTIONAL THERMAL FURNACE UNDER DIFFERENT CURE CONDITIONS
The substrate design process also requires attention to
package or board core materials, both to achieve stacked vias
without capture pads as well minimize stress on the solder
joint between IC and the SOP package. There is increasing
acceptance of the need for low CTE package substrates and a
number of new materials in the 8–12 ppm/C CTE range are
being developed for enhanced reliability of fine pitch area
array packages. Examples include Hitachi MCL-E-679F and
679LD laminates with CTE in the 9–12 ppm/C range and
organic laminates with Cu-Invar-Cu cores. CTE match between
package substrate and the silicon chip has the potential to
eliminate the use of expensive underfill process and materials
for reliable flip-chip interconnect. Multilayer buildup with
layer to layer registration better than 1–5 m requires package
substrates with exceptional dimensional stability and minimum
warpage during processing. Ultrahigh modulus ( GPa),
large area C-SiC composite substrates are being developed and
evaluated for ultrahigh-density buildup of SOP packages [15],
[16]. The role of low CTE and high modulus in multilayer
thin-film build-up process has been evaluated through extensive
thermomechanical modeling [17]. Fig. 3 illustrates the effect
of substrate modulus on warpage during high-density wiring
fabrication.
B. Dielectric Materials, Processes, and Properties
There are several critical performance requirements that a
polymeric dielectric material must meet for use as a dielectric
build-up layer in the microvia fabrication process. For high-fre-
quency mixed-signal SOP packages, a material with a low di-
electric constant and a low dielectric loss tangent is needed. Dif-
ferences in the coefficient of thermal expansion (CTE) of the
materials used in the high-density interconnection packages are
primary sources of stress. Hence, selection of dielectrics with
matched-CTE throughout the package is desirable. Cracking of
the dielectric layer can also be minimized by utilizing mate-
rials with a high elongation-to-break and a lower modulus. The
dielectric material must be thermally stable and not outgas at
all temperatures experienced during processing and use. Degra-
dation and solvent loss from the material can lead to delam-
ination and degradation of properties, including adhesion, di-
electric properties, and mechanical properties. In addition, the
dielectric must possess a processing temperature window that is
below the degradation temperature of all materials present in the
package. The dielectric material should adhere well to the sub-
strate and metal interconnect present in the microvia board in
addition to adhering well to itself. Delamination of the dielec-
tric layer can result in package failure or long-term reliability
problems. The dielectric should have a low moisture uptake.
Water absorption in the dielectric layer can result in undesir-
able changes in adhesion, electrical properties, and stress.
1) Current Dielectric Materials: Currently, most microvia
build-up layers in high-density packages use epoxy-based di-
electrics and low-cost organic core substrates (e.g., FR4 epoxy
fiberglass boards) [18]. Epoxies have been widely used in the
microvia boards due to their excellent adhesion to a variety
of substrates, good thermal stability, low processing temper-
ature ( C), and low cost. However, epoxies also have
higher dielectric constants (3.5–5.0) than many other polymer
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Fig. 4. Infrared spectra of PI2611 Films. (1) Soft-baked. (2) VFM cured on silicon ramped at 3 C/min to 350 C and held for 1 h at 350 C and (3) VFM cured
on FR4 substrate, ramped at 15 C/min to 200 C and held at 200 C for 5 min.
dielectrics and have high water uptake (0.3–1.0 wt%). New ma-
terials, with lower stress are required to minimize film frac-
ture along via holes in high-density packages. Some high-per-
formance dielectrics like A-PPE from Asahi-Kasei, LCP from
Rogers and Gore, and hydrocarbon-ceramic 4000 series from
Rogers are gaining acceptance for high-frequency applications.
A summary of high-performance build-up dielectric materials
used in microvia substrates is shown in Table III along with their
key electrical properties and processing methods.
The ideal dielectric material for future high-density pack-
aging should have low loss and dielectric constant at GHz fre-
quencies along with low CTE and high strength, and very low
moisture absorption and stability over operating temperatures.
Thin films are essential to satisfy impedance requirements for
high routing density traces and materials like BCB, polynor-
bornene and polyimide are good candidates although they have
some property limitations. Low-cost large-area manufacturing
processes for thin dielectrics will be crucial for low package
cost.
2) Next-Generation Microvia Dielectrics: Future require-
ments of higher interconnect density and improved thermome-
chanical stability necessitates the use of higher performance
dielectric materials than epoxies. However, many of the
existing higher performance polymers require high thermal
processing temperatures which are well above the degradation
temperature of traditional low-cost FR-4 substrates. One
approach to address this issue is through the development of
new low temperature processes. Another approach involves
the development of new dielectric chemistries which require
low processing temperatures yet possess high performance
properties. Examples of advances in both approaches are
described later.
Variable frequency microwave (VFM) curing of high-per-
formance polymers has been investigated as a low-temperature
curing alternative to conventional heating in a thermal oven
[19]–[23]. The unique feature of VFM heating, as compared to
conventional heating, is the ability to quickly and repeatedly
step through a range of frequencies. This stepping process
provides a time-averaged uniformity in the energy distribution
throughout the cavity and thereby eliminates the nonuniformi-
ties in temperature that occur in single frequency microwave
chambers [24]. The VFM technique also allows metals and
conducting materials to be placed in the microwave cavity.
By cycling through thousands of frequencies in less than one
second, the residence time of any established wave pattern is on
the order of microseconds and problems with charge buildup
and arcing are eliminated [25].
Tanikella [19] demonstrated the feasibility of rapid curing
polyimides on organic substrates using VFM processing. Or-
ganic boards, such as FR4 are not significantly heated by mi-
crowave energy, but the precursor solutions of polyimide couple
the microwave energy efficiently. As a result, full curing of
the polyimide precursor is achieved without thermal degrada-
tion of the temperature sensitive organic board. For example,
Table IV shows the extent of imidization achieved in a particular
polyimide film (HD Microsystems PI 2611, whose monomeric
system consists of biphenyltetracarboxylic acid and phenylene-
diamine) processed on an FR-4 board using both conventional
heating in a thermal oven and VFM processing.
It can be seen that a higher extent of imidization can be
achieved by VFM processing for a much shorter cure time as
compared to conventional thermal curing. For example, a 4-h
thermal furnace cure at 175 C gives 50% imidization while
a 5-min VFM cure at 200 C gives an extent of imidization
of 92%. Further, a 5-min VFM cure at 200 C gives 100%
imidization without degradation of the epoxy board. Only 73%
imidization is achieved in a film cured for 1 h in a conventional
thermal furnace at 200 C and films cured for 1 h at 250 C
achieve 100% imidization, but the FR-4 board is decomposed.
Moreover, Fourier transform infrared analysis confirms that
there are no differences in chemical structure between a fully
imidized system processed using VFM curing at 200 C
compared with a film processed in a conventional thermal oven
at 350 C (see Fig. 4). Hence, it has been demonstrated that a
high-performance polymer dielectric can be fully processed on
a temperature sensitive organic board, without obtaining board
degradation.
In addition to the development of new processing techniques,
the formulation of new chemistries may enable the formation
of high-performance insulation layers with sufficiently low
processing temperatures to prevent degradation of temperature
sensitive boards. Photosensitive dielectric materials based
on polynorbornene chemistry have been developed with low
processing temperatures ( C) as well as superior elec-
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trical and thermomechanical properties [26]–[28]. Performance
properties include a dielectric constant of 2.5 (measured at
50 MHz), moisture uptake of 0.3 wt%, a tensile modulus of
0.5 GPa and residual stress (measure on a silicon substrate)
of less than 4 MPa. This chemistry represents a substantial
improvement in performance properties over epoxy-based
systems, and still enables low temperature processing on FR-4
boards.
As the demand for lower dielectric constant materials
continues, increasing attention has been focused on porous di-
electric materials to satisfy future high-density interconnection
requirements. The advantage of these materials is clear: no fully
densified materials can match the ultralow dielectric constant
values that can be obtained when air (i.e., pores) is added to the
films. The formation of porous dielectric films and the effect
of adding porosity on lowering the dielectric constant have
been established [29]–[32]. However, formation of nanoporous
films frequently requires high-processing temperatures and,
therefore, is incompatible with microvia formation on FR-4
boards. Although the technology is promising for obtaining
low dielectric constant goals, new porous dielectric chemistries
are required for low temperature processing on organic boards.
3) New Conductor Metallization Processes: Metallization
of SOP substrates is typically accomplished by electroless
and/or electroplating. The simplest and potentially lowest cost
metallization process is the “fully additive” process where
electroless plating is used to build the full thickness of the metal
layer [33]. Electroless plating is a low cost and batch processing
technique suited for high-volume manufacturing. However,
traditional electroless baths have low deposition rates and use
formaldehyde, a carcinogen. Also, the high pH of traditional
electroless copper baths can degrade some photoresist. A novel
formaldehyde-free electroless copper plating chemistry with
low pH and high deposition rates (3–4 m/h) has been
developed to meet the wiring needs of future SOP packages.
Electroless copper plating involves the reduction of Cu
ions to copper metal and the surface catalyzed oxidation of a
reducing agent [34], [35]. The catalytic oxidation of formalde-
hyde increases with hydroxide concentration and is only effec-
tive at pH above 11. Several electroless copper solutions using
nonformaldehyde reducing agents have been reported and the
process involving hypophosphite is shown in (1) [36]–[41]
(1)
However, the inherent drawback for using hypophosphite as
the reducing agent is the weak catalytic activity for the oxida-
tion of hypophosphite on copper. While the initial substrate sur-
face is palladium-activated, once it is coated with copper, the
reaction slows because copper is not a catalytic material. One
way to compensate for the poor catalytic activity of copper is to
add nickel ions to the solution. The codeposited nickel in the
copper deposit serves to catalyze the oxidation of hypophos-
phite, thus increasing the overall deposition rate [42]. Thiourea
(tu) and diphenylthiourea (DPTU) have been shown to increase
the deposition rate of electroless copper plating solutions that
use HEDTA as the complexing agent and sodium hypophosphite
as the reducing agent.
TABLE V
COMPOSITION AND OPERATING CONDITIONS OF THE ELECTROLESS
COPPER PLATING SOLUTION
Fig. 5. Effects of the thiourea concentration in the copper plating solution on
the deposition rates and resistivity of the electroless copper deposits.
Fig. 6. Effects of the DPTU concentration in the electroless copper plating
solution on the deposition rates and resistivity of the copper.
a) The Effect of tu and DPTU on Deposition Rates: When
only a small amount of tu was added into the electroless
copper plating solution (see Table V) with N-(2-hydrox-
yethyl)ethylenediaminetriacetic acid trisodium salt hydrate
(HEDTA) as the complexing agent and hypophosphite as the
reducing agent, the deposition rate of copper plating increased
significantly, as shown in Fig. 5. The color of the deposits
changed from black in the absence of tu in the solution to
semibright at 0.5 ppm tu. In addition, the resistivity of the
copper deposits decreased due to changes in the structure of the
deposits. Unfortunately, as the tu concentration was increased,
the plating rate decreased slightly. When the tu concentration
was more than 1.0 ppm, the copper deposit became brittle and
appeared black, similar to when there was no tu.
DPTU had a similar beneficial effect on the deposition rate as
tu in the electroless copper plating solution. Fig. 6 shows the av-
erage deposition rate of the electroless copper plating solution
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Fig. 7. Surface morphologies of the copper deposited from (a) basic electroless copper solution. (b) Electroless copper solution containing 0.5 ppm thiourea.
(c) Electroless copper solution containing 1.0 ppm DPTU.
Fig. 8. Fine lines and spaces on build-up substrate fabricated using fully
additive electroless copper plating.
Fig. 9. Cross section of 10-m lines and spaces on FR-4.
and resistivity of the deposit as a function of DPTU concen-
tration. Although the deposition rate with DPTU was less than
that with tu, the resistivity of the copper deposit was lower and
nearly the same as that obtained with formaldehyde-based elec-
troless copper solutions [43].
b) Surface Morphologies of Copper Deposits: Fig. 7
shows the surface morphologies of the copper deposits from
the electroless solutions with and without additives. The
topography of the copper deposited from the hypophosphite
electroless copper plating solution was relatively rough with
small growth colonies and resulted in higher resistivity. When
tu and DPTU were added in the solution, the copper deposits
became more uniform and the growth colony size increased.
Fig. 10. An extremely fine structure made by 4 m lines on SBU layer.
Fig. 11. Surface roughness profile for SBU epoxy dielectric using
(a) permanganate and (b) CF /O plasma.
The optimized low pH formaldehyde-free plating chemistry
shown in Table V with small additions of thiourea and DPTU
was used in a fully additive build-up process on photodefin-
able epoxy dielectric. The photoresist used was Shipley Eagle
NT-90, a negative acting liquid resist with 3–5 m resolution.
Fig. 8 shows the top view of 25–75 m fine lines and spaces
fabricated to 10- m copper thickness.
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Fig. 12. Today versus tomorrow’s PWB pad footprint for area array
IC assembly. (a) Today’s dog bone pad. (b) Via-in-pad. (c) Tomorrow’s
nonconformal pad.
C. Novel Structures for Future Microvia Boards
The typical methodologies used to increase wiring density
are (1) reducing the linewidth and line space; (2) increasing
the number of layers; and (3) using small capture pads. Ad-
ditionally, next generation of microvia substrates also require
low cost processes. The research at PRC is focused on all of
these including (1) ultrafine lines of 3–5 m dimensions; and
(2) stacked microvias of 10–15 m diameter. Precise control of
the photolithography process was combined with high -resolu-
tion liquid photoresists coated as thin films to achieve copper
lines with % control of X, Y, and Z dimensions.
Recent research has showed that the above feature sizes are
indeed achievable [44]–[46]. A cross-section micrograph of a
comb structure having linewidths of 10 m and space of 10 m
on a build-up high-Tg FR-4 substrate is shown in Fig. 9. The
metal thickness of the comb is 10 m .
Fig. 10 illustrates the top view of an extremely fine structure.
Here, a 20- m-wide and 9 500- m-long structure made of 4 m
copper lines were formed on a build-up epoxy dielectric layer
coated on a high Tg FR-4 laminate. Semiadditive metalliza-
tion using electroless copper thin seed layer and pattern electro-
plating were used to form the structure on a build-up layer. The
thickness of the plated copper was 4 m .
These structures were obtained by using Shipley Eagle NT-90
liquid photoresist and a chrome on glass photomask.
Surface roughness is a critical factor for both fine line lithog-
raphy and metallization. Comparisons of typical epoxy dielec-
tric surfaces obtained by permanganate desmear treatment and
CF /O plasma roughening is shown in Fig. 11. Permanganate
or other wet etch processes result in a dielectric surface with
roughness of the order of 2–3 m depth and large pits, as seen in
Fig. 10(a). Multilayer thin-film wiring on such a surface would
result in latent defects in the traces and inconsistent dielectric
separation between metal layers. The plasma treatment on the
other hand produces a fairly uniform roughness on the surface
that is typically m deep. The plasma process has been suc-
cessfully implemented to fabricate the fine lines shown in Figs. 8
and 9. Additionally, a planar surface is required for fabrication
of fine lines on large substrates due to depth of field and contact
limitations during lithography. The adhesion of the photoresist
during metallization and copper to dielectric peel strength are
also lower for finer geometries due to the smaller contact area.
An additional barrier to achieving the target wiring density
is the size of capture pads. The via grid and pitch have to be of
similar dimensions as the I/O pads. Via and pad geometries have
(a)
(b)
Fig. 13. (a) P ES process flow of uniform Cu stud formation. (b) Copper stud
height uniformity within 1 m on 50-, 75-, and 100-m diameter microvias.
migrated from the conventional dogbone structure to via-in-pad
structures with conformal vias (shown in Fig. 12). For future
fine pitch flip-chip interconnects, it will be necessary to migrate
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Fig. 14. Four-metal layer build-up structure on high Tg FR-4 with filled via
vertical interconnection.
to planar pad structures with filled and stacked vias and min-
imum capture pad size as shown in Fig. 12.
A novel low-cost process for fabricating multilayer stacked
via structures has been developed using a panel electroplating
and subtractive etch process called P ES (panel plating etched
stud) [47]. Filled stacked vias of 50, 75, and 100 m diameter
up to four metal layers have been demonstrated using this low
cost large area approach that does not involve any chem.-mech
polishing (CMP). A schematic of the process sequence for the
P ES process is shown in Fig. 13(a). Since this process utilized
photoresist to define the via structures, it does not have any min-
imum size limitations common to conventional laser and pho-
tovia processes. Furthermore, this process is versatile and can
be used in conjunction with most liquid, dry film, and RCC di-
electrics. Stud height uniformities of less than 1 m have been
demonstrated using this technique on 300 mm 300 mm FR-4
substrates as seen in Fig. 13(b). A typical four-metal layer struc-
ture used in a build-up SOP application is shown in Fig. 14.
This process is currently being extended to ultrafine microvias
of 10–15 m diameters. The stacked via structure along with
the ultrafine lines can potentially meet the interconnection and
global wiring requirements of next-generation SOP packages.
IV. CONCLUSION
In spite of the tremendous progress in microvia and high-den-
sity substrate technologies in the last two decades, a new set
of substrate and dielectric materials and processes are needed.
Several dielectric materials including BCB, A-PPE, LCP offer
the potential to satisfy the electrical performance specifications
in the short run but new materials with low dielectric loss and
processable into thinner films at lower cost are needed in the
long run. These, together with high-k dielectrics processed
as thin films, form the basis of highly integrated and high
performance packages to provide digital functions of the SOP
mixed signal systems. Thus, lower k and low-loss compatible
dielectrics along with innovative conductor metallization
processes for multilayer build-up processes are expected to
lead to microminiaturized and multifunction SOP packages
with unparalleled performance, cost, and reliability.
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